

LCFC Confidential

G 320 AST M/B Schematics Document


NM_B321 REV:0.2


AMD FT4 Stoney SOC with DDRIII

AMD R17M-M1-70

2017-02-04

Wm

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2017/02/04	Deciphered Date	2017/02/04	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	320AST	0.2	
				Date:	Saturday, February 04, 2017	Sheet	1 of 50



Voltage Rails (O --> Means ON , X --> Means OFF)

power plane	State	B+ (+20VSB) +3VL +5VLP	+5VALW (+3VALW_APU) +1.8VALW +0.95VALW +0.775VALW	+2.5V +1.2V (+VSYSTEM_APU)	+5VS +3VS +1.8VS +1.5VS +0.95VS +0.6VS +APU_CORE +APU_CORE_NB +APU_GFX +VGA_CORE +3VGS +1.8VGS +1.35VGS +0.95VGS
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

STATE	SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	ON	OFF	OFF	OFF

BOARD Config.	BOARD_ID1	BOARD_ID2	reserve
	0: Dis	0: No KBL	
	1: UMA	1: KBL	

BOARD Config.	BOARD_ID0	BOARD_ID3
14''	0	0
15''	0	1
17''	1	0

USB Port Table for Stoney FT4

USB 2.0	USB 3.0	Port	Port device
EHCI		0	Finger print
		1	Blue Tooth
		2	Camera
		3	Card Reader
		4	LEFT USB (3.0)
xHCI	2	5	Type-C
		6	RighT USB (3.0) upper
		7	Touch screen

PCIE PORT LIST

	Port	Device
GPP	0	N/A
	1	WLAN
	2	LAN
	3	N/A
GFX	0	DIS GPU
	1	
	2	
	3	

BOM Structure Table

BOM Structure	BTO Item
@	Not stuff
ME@	Connector
14@	For 14" part
15@	For 15" part
EMC@	EMC Part
EMC_NS@	EMC reserve Part
EMC_PX@	EMC GPU part
EMC_CZ@	EMC Carrizo APU part
EMC_15@	EMC 15 part
RF_NS@	RF reserve Part
RF_PXNS@	RF GPU reserve part
UMA@	UMA SKU ID part
PX@	Discrete GPU SKU part
EXO@	EXO GPU Part
TOPAZ@	TOPAZ GPU Part
TPM@	TPM part
AOAC@	AOAC support part
HDT@	HDT Debug part
TS@	Touch screen part
CZ@	Carrizo Part
CZL@	CarrizoL part
CZPX@	Carrizo Discrete Part
CZLPX@	CarrizoL Discrete Part
S4GX4@	X76 SAMSUNG 2G
M4GX4@	X76 MICRON 2G
H4GX4@	X76 HYNIX 2G
S2GX4@	X76 SAMSUNG 1G
M2GX4@	X76 MICRON 1G
H2GX4@	X76 HYNIX 1G
S2G@	SAMSUNG 2G
M2G@	MICRON 2G
H2G@	HYNIX 2G
S1G@	SAMSUNG 1G
M1G@	MICRON 1G
H1G@	HYNIX 1G
CZLUMA@	CarrizoL UMA Part
CZUMA@	Carrizo UMA Part
SIVCD@	SIV COST down material
HDMI@	HDMI Logo
STN@	Stoney part
KBL@	Key board backlight part

SMBUS Control Table

	SOURCE	GPU	BATT	IT8586E	SODIMM	WLAN	Thermal Sensor	APU	Charger	PMIC	Touch Pad
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL_EC	X	V		X	X	X	X	V	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VS	V	X		X	X	V	V	X	X	X
APU_SMB_CLK APU_SMB_DATA	APU +3VS	X	X	X	V	V	X		X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VL_EC	X	X		X	X	X	X	X	V	X
TP_I2C0_SCL_R TP_I2C0_SDA_R	APU +1.8VS	X	X	X	X	X	X		X	X	V

EC SM Bus1 address EC SM Bus2 address EC SM Bus3 address


Device	Address	Device	Address	Device	Address
Battery	0X16	PMIC	0X34	Thermal Sensor	1001_100xb(reserve)
Charger	0001 0010 b			GPU	0x41(default)
				APU SB-TSI	releate to F3x1E4[SbiAddr] or Address Select Pins setting

APU SM Bus1 address APU SM Bus2 APU SM Bus3 address APU SM Bus4


Device	Address	Device	Address
Touch pad	0x15	DDR DIMM	0xA0h
		WLAN	RSVD


Security Classification	LC Future Center Secret Data				Title
Issued Date	2017/02/04	Deciphered Date	2017/02/04		Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Date:	Saturday, February 04, 2017	Sheet	3	of	50


Size	Document	Number	Rev
Custom		320AST	0.2





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	FT4 (PCIE I/F)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	320AST
				Date:	Saturday, February 04, 2017
				Sheet	4 of 50
				Rev	0.2







Security Classification				LC Future Center Secret Data				Title			
Issued Date		2017/02/04		Deciphered Date		2017/02/04		FT4 (DISPLAY/CLK/MISC)			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETITIVE DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>											
Size				Document Number				320AST		Rev 0.2	
Date:				Saturday, February 04, 2017				Sheet		6 of 50	





Security Classification		LC Future Center Secret Data		Title		
Issued Date		2017/02/04		Deciphered Date		
				2017/02/04		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size Custom		Document Number		320AST		Rev 0.2
Date:		Saturday, February 04, 2017		Sheet 10 of 50		



STRAP PINS

Signal	LFRAME_L	LPCCLK1	LPCCLK0	RTCCLK Int pull-up	SYS_RESET_L Int pull-up	AGPIO3 Int pull-up	HVB_EN
Type	II	II	II	I	I	I	
PULL HIGH	SPI ROM Default	Internal CLK Gen Default	Boot Fail Timer Enabled Default	RTC Coin Battery is implemented Default	Normal Power Up & Reset Timing Default	Enhanced reset logic (for quicker S5 resume) Default	floating Disable HVB on FT4 platforms Default
PULL LOW	LPC ROM	Reserved	Boot Fail Timer Disabled Default	RTC Coin Battery is not implemented	Reserved	traditional reset logic	connected to VSS Enable HVB on FT4 platforms

Type I straps become valid immediately after capture with the rising edge of RSMRST_L, they are captured only once when power is first applied to the processor


Type II straps become valid after PWR_GOOD is asserted, straps are captured every time the systems powers up from the S5 state. A transition from S3 to S0 does not trigger capture.

Type II straps should be pulled up to S0 power rail to prevent leakage when the signal is connected to a device in S0 power domain.


If the LPC bus is connected to devices that are on S0 power rail, then a pull-up resistor to VDD_33 is implemented.

All Strap pins must be configured with either external pull-up or pull-down resistors.

Platforms that are designed for AOAC compliant are recommended to use the Alternate Reset by strapping this pin to '1' for @ AGPIO3

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2017/02/04	Deciphered Date	2017/02/04	FT4 (STRAPS)			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	320AST	Rev 0.2
				Date:	Saturday, February 04, 2017	Sheet 11 of 50	


DDR4 SO-DIMM A



for MEM_MB_RST# overshoot issue




Layout Note: Place near JDDR1



follow CRB 1pcs 4.7uf + 1pcs 0.1uf

follow CRB 8pcs 0.1uf

follow CRB 1pcs 1uf + 2pcs 0.1uf + 1pcs 180pf



SPD Address = A0H

Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μ s.

It is recommended that the 3.3-V rail ramp up first.

The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 μ s before VDDC, VDDCI, and VMEMIO start to ramp up.


The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU.


The gate circuits must meet the slew rate requirement (such as ≤ 50 mV/μ s)

For power down, reversing the ramp-up sequence is recommended.


VRAM ID config

Memory Type		VRAM ID PS_3[3:1]	PU resistor RV63	PD resistor RV70
128Mx16	NA	100	4.53K	4.99K
	NA	111	4.75K	NC
	NA	110	3.4K	10K
256Mx16	Hynix H5TC4G63CFR-N0C 4Gb 900(1G)	000	NC	4.75K
	Micron MT41J256M16LY-091G.N 4Gb 900(1G)	010	4.53K	2K
	Samsung K4W4G1646E-BC1A 4Gb 900(1G)	001	8.45K	2K







MLPS Bit	Strap Name	Description	RECOMMENDED VALUE
PS_[5:1]	ROM_CFG[0:0]	Define the ROM type when STRAP_BIOS_ROM_EN = 1	
PS_[5:0]	ROM_CFG[1:1]	Define the primary memory expansion size when STRAP_BIOS_ROM_EN = 0	x
PS_[5]	ROM_CFG[2]	0 = Disabled 001 = 256MB	
PS_[9:4]	N/A	Reserved for internal use only. Must be 1 at 1 reset.	
PS_[10]	AUD_PORT_CONN_PINSTRAP[0]	The USB (least significant bit) of the strap option indicates the number of audio-capable display outputs.	
PS_[11]	STRAP_BIF_GEN3_EN_A	0 = PCH GEN3 is supported 1 = PCH GEN3 is not supported 1* GEN3 is supported	x
PS_[12]	STRAP_BIF_CLK_PM_EN	0 = The CLKREQ# power management capability is disabled 1 = The CLKREQ# power management capability is enabled	0
PS_[13]	N/A	Reserved for internal use only. Must be 0 at 1 reset.	
PS_[14]	STRAP_TX_CD4_DIV_TXL_SWAG	0 = The transmitter full-swing is enabled 1 = The transmitter full-swing is disabled	x
PS_[15]	STRAP_TX_DEEMPH_EN	0 = Tx deemphasis disabled 1 = Tx deemphasis enabled 1* Enable	x
PS_[21]	N/A	Reserved.	
PS_[22]	N/A	Reserved.	0
PS_[23]	STRAP_BIOS_ROM_EN	0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device. 0* Disable	x
PS_[24]	STRAP_BIF_VGA_DIS	0 = VGA controller capability enabled. 1 = The device will not be recognized as the system's VGA controller.	
PS_[25]	N/A	Reserved	
PS_[31]	BOARD_CFG[0:0]	Board configuration related strapings, such as for memory I/O	x
PS_[30]	BOARD_CFG[1:1]	100 = 16MB I/O 001 = 32MB I/O	
PS_[29]	BOARD_CFG[2]	101 = Samsung I/O 001 = Samsung Z	
PS_[28]	N/A	Determines the maximum number of digital display audio endpoints that will be processed in the TX and use (Combine with PS_[9:10])	
PS_[27]	N/A	0 = One usable endpoint 001 = Two usable endpoints 010 = Three usable endpoints 011 = Four usable endpoints 100 = Five usable endpoints 001 = Six usable endpoints 000 = All endpoints are unusable	11
PS_[34]	AUD_PORT_CONN_PINSTRAP[1]		
PS_[35]	AUD_PORT_CONN_PINSTRAP[2]		



MLPS	Bit				BOM		
	5	4	3	2	R_pu()	R_pd()	C(n)
PS_0[5:1]	1	1	0	0	RV71=8.45K	RV77=2K	CV15=
PS_1[5:1]	1	1	0	0	RV74=8.45K	RV80=2K	CV16=
PS_2[5:1]	1	1	0	0	RV60=MC	RV69=4.75K	CV18=
PS_3[5:1]	1	1	X	X	RV63=X76	RV70=X76	CV19=


	R _{pu} (Ω)	R _{pd} (Ω)	Bits
with BOM structure control, RV63, RV70 change to different value to adjust VRAM config	NC	4750	0
with BOM structure control, when config PEG3	8450	2000	0
RV74 change to 8.45K, RV80 change to 2K	4530	2000	0
	6980	4990	0

Capacitor Value (nF)	Bits [5:4]	4530	4990	1
680	00	3240	5620	1
82	01	3400	10000	1
10	10	4750	NC	1
NC	11	Note: 0402 1% resistors are required		






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	ATI_EXO-PRO_TMDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 320AST
				Date: Saturday, February 04, 2017	Rev 0.2
				Sheet 1	of 50




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	ATI_EXO-PRO_DP Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				320AST	
				Date:	Saturday, February 04, 2017
				Sheet	18 of 50
				Rev	0.2



For DDR3/GDDR5, 1500mA@1.5V




For EMC




For EMC




For EMC




For EMC




MOS. AO3402 VGS MAX is 12V




+0.95VALW to +0.95VGS









+3.3VS TO +3VGS



change MOS from 7408 to 6414 for Rds on consider






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	ATI_EXO-PRO_MEM IF	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 320AST
				Date: Saturday, February 04, 2017	Rev 0.2
				Sheet 20	of 50


Lower 32 bits

DQA0_31..0] 20
MAA0_8..0] 20

MF=0 No Mirror

MF=1 Mirror




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2017/02/04	Deciphered Date	2017/02/04	ATI_EXO-PRO_VRAM_A			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size	Document Number	Rev	
				Custom	320AST	02	
				Date:	Saturday, February 04, 2017	Sheet	21 of 50

Upper 32 bits


DQA1_[31..0] 20
MAA1_[8..0] 20

MF=1 Mirror


MF=0 No Mirror




LCD POWER CIRCUIT



B+ to +LEDVDD POWER




CMOS Camera




Touch Screen

Remove Touch screen for 320 AST









Vinafix.com




Security Classification	LC Future Center Secret Data			Title	eDP/CMOS/Touch screen	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	Size	Document	Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	320AST	Rev 0.2
Date:	Saturday, February 04, 2017	Sheet	23	of	50	




LEFT SIDE USB3.0 PORT x2







Remove USB Type-C follow OD

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		3D Camera	
2017/02/04		2017/02/04			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size		Document Number		Rev	
A3		320AST		0.2	
Date:		Saturday, February 04, 2017		Sheet 26 of 80	





DL1/DL2 1'S PN:SC300003M00




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Document Number	0.2
				Date:	Saturday, February 04, 2017
				Sheet	29 of 50

Close to U1




REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMSC thermal sensor placed near DIMM




HW thermal sensor




over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C

	Nationz TPM	Nuvoton TPM
RTPM2	Stuff	NC
RTPM12	Stuff	NC
RTPM11	NC	Stuff


Near GPU&VRAM




Near CPU core





Near CPU



TPM





Mini-Express Card(WLAN/WiMAX)



```
If support AOAC, NC R61;
if not support AOAC, stuff R61.
```

Not support AOAC, delete AOAC power circuit 1015

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2017/02/04	Deciphered Date	2017/02/04	NGFF WLAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 320AST	
				Date:	Saturday, February 04, 2017	Sheet 31 of 50 Rev 0.2







To solve the background noise while combojack connecting to an active speaker and system entry into S3/S4/S5 without analog power.


FOR EMI


8/16 Update Audio Jack P/N SP011509163 wei

Audio Jack



Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		Codex_CX1802_33Z	
2017/02/04		2017/02/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size		Document Number		Rev	
Custom		320AST		02	
Date:		Saturday, February 04, 2017		Sheet 32 of 50	



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2017/02/04	Deciphered Date	2017/02/04	CardReader			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number	320AST	Rev 0.2
				Date:	Saturday, February 04, 2017	Sheet 33 of 50	





SATA HDD Conn.





SATA 15 ODD P/N pin assign is different from G SKL

FOR 14" SATA ODD Conn.




8/16 Update Conn. P/N SP01001YV00 wei


Security Classification		LC Future Center Secret Data				Title											
Issued Date		2017/02/04		Deciphered Date		2017/02/04				HDD/ODD CONN							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size		Document Number		Rev			
										Custom		320AST		0.2			
										Date:		Saturday, February 04, 2017				Sheet 34 of 50	
D		A		E		I		F		I		G					



ON/OFF switch




K/B Connector




TP/B Connector

Change from PS2 mode to I2C mode

10/19




LID Connector





Finger Print Connector








LED





KB Backlight Connector




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	KBD/PWR/IO/LED/TP Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Size		Document Number	Rev
		Cupen		320AST	0.2
		Date		Saturday, February 04, 2017	Sheet 36 of 89




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	DC V TO VS INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Custom	Document Number	320AST		Rev 0.2
Date:	Saturday, February 04, 2017		Sheet	37	of 50







Close to RJ45








Close to Audio jack




WLAN Standoff







Security Classification	LC Future Center Secret Data			Title	Hole	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	Size		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Document Number	320AST	Rev 0.2
				Date:	Saturday, February 04, 2017	Sheet 38 of 50





Board ID




BOARD Config.	BOARD_ID0	BOARD_ID3
14''	0	0
15''	0	1
17''	1	0










Security Classification		LC Future Center Secret Data		Title					
Issued Date		2017/02/04		Deciphered Date			2017/02/04		DP to CRT Convert(IT6515FN)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		Custom		320AST		Rev 0.2	
Date:		Saturday, February 04, 2017		ISheet		41 of 50			




Cost down PL101,PL102 if EMC test pass




Security Classification		LC Future Center Secret Data		Title					
Issued Date		2017/02/04		Deciphered Date			2017/02/04		
2017/02/04		2017/02/04		2017/02/04			DCIN / RTC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size		Document Number		Rev	
				Custom		320ABR		0.2	
				Date:		Saturday, February 04, 2017		Sheet 43 of 50	




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2017/02/04	Deciphered Date	2017/02/04	BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Document Number	0.2
				Date:	320ABR
				Saturday, February 04, 2017	Sheet 44 of 50



$V_{out}=3.3V \pm 5\%$
 $V_{set}=3.37V \pm 1.5\%$
 $OCP=12A$
 $OVP=(1.15 \sim 1.25) * V_{out}$
 $UVP=(0.55 \sim 0.65) * V_{out}$
 $F_{sw}=600Khz$



$V_{out}=5V \pm 3\%$
 $V_{set}=5.1V \pm 1.5\%$
 $OCP=12A$
 $OVP=(1.15 \sim 1.25) * V_{out}$
 $UVP=(0.55 \sim 0.65) * V_{out}$
 $F_{sw}=600Khz$



+APU_CORE
FSW=400KHz
TDC=22A
EDC=35A
OCP=40A
OVP=1.85V
UVP=VID-500mV
Load Line=4mohm
Ripple=+/-20mv
MAX AC: VID_APU_CORE +70mv
MIN AC: VID_APU_CORE -20mv
Choke DCR=0.36-5mohm

+APU_CORE_NB
FSW=400KHz
TDC=18A
EDC=24A
OCP=35A
OVP=1.85V
UVP=VID-500mV
Load Line=4mohm
Ripple=+/-20mv
MAX AC: VID_APU_CORE_NB +70mv
MIN AC: VID_APU_CORE_NB -40mv
Choke DCR=3.3(typ)-3.9(max)mohm

PRE-PWROK METAL VID CODES

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V(Default)
1	1	0.8V

